

UNITED STATES PATENT AND TRADEMARK OFFICE

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.		FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.
10/660,986		09/12/2003		Louis K. Scheffer	CA7016672001	6083
23639	7:	590	04/15/2005		EXAM	INER
BINGHAM, MCCUTCHEN LLP THREE EMBARCADERO CENTER					SIEK, VUTHE	
	18 FLOOR SAN FRANCISCO, CA 94111-4067				ART UNIT	PAPER NUMBER
SAN					2825	
					DATE MAILED: 04/15/2005	

Please find below and/or attached an Office communication concerning this application or proceeding.

3) Information Disclosure Statement(s) (PTO-1449 or PTO/SB/08)

Paper No(s)/Mail Date 12/8/03;7/19/04.

5) Notice of Informal Patent Application (PTO-152)

6) Other:

Page 2

Application/Control Number: 10/660,986

Art Unit: 2825

DETAILED ACTION

1. This office action is in response to application 10/660,986 filed on 9/12/2003. Claims 1-33 remain pending in the application.

Claim Rejections - 35 USC § 103

- 2. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 3. Claims 1-3, 5-14, 16-25 and 27-33 are rejected under 35 U.S.C. 103(a) as being obvious over Smits et al. (6,631,444).
- 4. As to claims 1, 12 and 23, Smits et al. teach an IC design that provides a solution to a synchronization and timing problems inherent in the IC design of a very large, on-die memory operating with a high-speed processor core in pipelined fashion (see field of the invention, col. 2, lines 39-58, and Fig. 2, 4-5 and its detailed description). The problems arise when some of the banks are located relatively close to central location and other banks are located relatively far from central location (col. 5, lines 60-67, col. 3, lines 20-33). In order to resolve synchronization and timing problems along bus lines operating in pipelined fashion, Smits et al. teach inserting number of flip-flips, buffers or latches along the bus lines (rules for pipelining) or at specified one or more pipeline locations of the IC design (electronic design) (Fig. 4-5, col. 5 line 60 to col. 7 line 30). Thus, Smits et al. teach generating an electronic design (IC design); specifying one or more pipeline locations and modifying the one or more pipeline locations. Smits et al. do not teach communicating a result of modifying to a user. In order accurately verify the IC design in

Application/Control Number: 10/660,986

Art Unit: 2825

compliance with design constraints (synchronization and timing constraints) as expected, it would have been obvious to one ordinary skill in the art at the time the invention was made to have included communicating a result of modification to a user (designer).

- 5. As to claims 2-3, 13-14 and 24-25, Smits et al. teach specifying rules for pipelining (col. 6, lines 1-9, number of inserted flip-flops, buffers or latches); organizing signals in one or more pipeline locations into signal groups (Fig. 4-5).
- 6. As to claims 5-8, 11, 16-19, 22, 27-30 and 33, Smits et al. inserting number of clocked elements in the one or more pipeline locations of IC design in order to provide synchronization and in compliance with timing constraints using placement tool (well known floorplan or layout tool or placeholders in IC design), where the number of inserted clocked elements are based on distances (parameter, length parameters) between banks and processor core (Fig. 4, col. 5 line 30 to col. 7 line 30).
- 7. As to claims 9, 20 and 31, Smits et al. resolving synchronization and timing problems in IC design operating in pipelined fashion by inserting number of clocked elements in the one or more pipeline locations of IC design in order to provide synchronization and in compliance with timing constraints using placement tool (well known floorplan or layout tool or placeholders in IC design), where the number of inserted clocked elements are based on distances (parameter, length parameters) between banks and processor core (Fig. 4, col. 5 line 30 to col. 7 line 30). As shown in Fig. 4 and described in the patent, number of inserted clocked elements depends on relative distances between banks and the processor core. Such number of inserted clocked elements based distances between the banks and processor core are determined in order to provide an IC design that comply with synchronization and timing constraint. These teachings

Application/Control Number: 10/660,986

Art Unit: 2825

correspond to converting timing parameters into length parameters. it depend how relatively distance of the banks where the locations of the banks are

- 8. As to claims 10, 21 and 32, in order to design an IC that includes inserting of clocked elements based distances between banks and processor core (act of modification of IC design) in order to provide synchronization and in compliance with timing constraints, a master design must be modified to include such modified design (inserted clocked elements) in order to obtain a final master design for final verification and lastly for IC design fabrication.
- 9. Claims 4, 15 and 26 are rejected under 35 U.S.C. 103(a) as being obvious over Smits et al. (6,631,444) in view of DiGiacomo et al. (4,630,219).
- 10. As to claims 4, 15 and 26, Smits et al. teach specifying a minimum number and a maximum number of clocked elements for the one or more pipeline locations, specifying a clocked element and a clock (Fig. 4, number of inserted flip flops or latches) except insertion cost. The insertion cost is taught by DiGiacomo et al. (Fig. 47 and its description; col. 33, lines 23-29; col. 34, line 31-57). The insertion cost is calculated before inserting an unplaced component during placement operation. The component with lowest cost value is picked as a candidate for placement when other design requirements have been met. Therefore, combining these above teachings would have obvious to one of ordinary skill in the art at the time the invention was made because insertion cost must be evaluated before placing any component (inserting of clocked elements) that is in compliance with design rule requirements.

Art Unit: 2825

Conclusion

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Vuthe Siek whose telephone number is (571) 272-1906. The examiner can normally be reached on Increase Flextime.

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Matthew Smith can be reached on (571) 272-1907. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

Vuthe Siek

PRIMARY EXAMINED